TFET MEMORY IN REDUCED POWER MODE

ANAMIKA CHOURASIYA, SHIV PRAKASH PALHEWAR

Abstract


ABSTRACT:

 

In this thesis, an integrated model with TFET devices and CMOS devices is pro- posed. The goal is to minimize static power as well as dynamic power in comparison to a CMOS only system. The analysis of the integrated model is conducted using Cadence Virtuoso Schematic L-Editing, Analog Design Environment and Spectre Circuit Simulator tools using the 20nm GaN TFET model and the 45nm CMOS free PDK device obtained from North Carolina State University. The experiment is confined to the schematic stage as the GaN TFET devices do not have layout cells or design rules which are required for fabrication, and post post-Silicon validation.


Keywords


CMOS DEVICES, FINFETS, BIPOLAR JUNCTION TRANSISTORS, TFETs.

Full Text:

PDF

References


REFERENCES

Issue Efficiency. NVIDIA Corporation, 2018 (accessed March 10, 2018). [On- line]. Available: https://docs.nvidia.com/gameworks/content/developertools/ issueefficiency.htm

D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis,

R. Thomas, and K. Yelick, “A case for intelligent ram,” IEEE Micro, vol. 17, no. 2, pp. 34–44, March 1997.

L. Barroso, M. Marty, D. Patterson, and P. Ranganathan, Attack of the Killer Microseconds, 2018 (accessed March 22, 2018). [Online]. Available: https://cacm. acm.org/magazines/2017/4/215032-attack-of-the-killer-microseconds/fulltext

K. Ramani, A. Ibrahim, and D. Shimizu, “Powerred: A flexible modeling frame- work for power efficiency exploration in gpus,” in Proceedings of the Workshop on General Purpose Processing on GPUs, GPGPU, vol. 7, 2007.

S. Hong and H. Kim, “An integrated gpu power and performance model,” in Pro- ceedings of the 37th Annual International Symposium on Computer Architecture, ser. ISCA ’10. New York, NY, USA: ACM, 2010, pp. 280–289.

J. Leng, T. Hetherington, A. ElTantawy, S. Gilani, N. S. Kim, T. M. Aamodt, and V. J. Reddi, “Gpuwattch: Enabling energy optimizations in gpgpus,” in Pro- ceedings of the 40th Annual International Symposium on Computer Architecture, ser. ISCA ’13. New York, NY, USA: ACM, 2013, pp. 487–498.

H. Lu, T. Ytterdal, and A. C. Seabaugh, Notre Dame TFET Model, 2016 (accessed January 29, 2017). [Online]. Available: https://nanohub.org/ publications/195/1

R. W. Davis, P. D. Franzon, , Basavarajaiah, S. J. Bucher, M. S and, and

I. Castellanos, “Freepdk: A free openaccess 45nm pdk and cell library for uni- versities.”

M. Bhole, A. Kurude, and S. Pawar, “Finfets: Benefits, drawback and chal- lenges,” in International Journal of Engineering Sciences and Research Technol- ogy, November 2013.

N. H. E. Weste and D. M. Harris, CMOS VLSI Design: A circuits and Design Perspective, 4th ed. Pearson, 2016.

A. Abdollahi, F. Fallah, and M. Pedram, “Leakage current reduction in cmos vlsi circuits by input vector control,” IEEE Trans. Very Large Scale Integr. Syst., vol. 12, no. 2, pp. 140–154, February 2004.

N. Saxena and S. Soni, “Leakage current reduction in cmos circuits using stacking effect,” in International Journal of Application or Innovation in Engineering and Management (IJAIEM), vol. 2, no. 11, November 2013.

S. Narendra, S. Borkar, V. De, D. Antoniadis, and A. P. Chandrakasan, “Scaling of stack effect and its application for leakage reduction,” in Low Power Electron- ics and Design, International Symposium, August 2001.

L. Yuan and G. Qu, “A combined gate replacement and input vector control approach for leakage current reduction,” in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 2, February 2006.

A. P. Chandrakasan, W. J. Bowhill, and F. Fox, Design of High-Performance Microprocessor Circuits, 1st ed. Wiley-IEEE Press, 2000.


Refbacks

  • There are currently no refbacks.