ARDUINO UNO BASED AUTOMATIC SMART METER

RADHA CHAUBE, SHIVPRAKASH PALHEWAR

Abstract


Abstract : This paper present a analysis conducted in two phase .The presented work consists of two tasks to study the effect of power optimization techniques implemented on two evaluation boards. The design and implementation of an embedded system consisting of a DSP, a Microcontroller, controlled by power management processor and implementation of power optimization techniques and estimation of power.


Keywords


MICROCONTOLLER, DNA SEQUENCING, OPTIMIZATION TECHNIQUES, SMART METER

Full Text:

PDF

References


REFERENCE

Nitin Mohan, Member, IEEE, and Manoj Sachdev, Senior Member, IEEE, “Low- Leakage Storage Cells for Ternary Content Addressable Memories”, IEEE TRANSACTIONSON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 17, NO. 5, MAY 2009

Kyung Ki Kim and Yong-Bin Kim, Senior Member, IEEE, “A Novel Adaptive Design Methodology for Minimum Leakage Power Considering PVT Variations on Nanoscale VLSI Systems”, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI)SYSTEMS, VOL. 17, NO. 4, APRIL 2009.

Hassan A. Hassan, Mohab Anis, and Mohamed Elmasry, “Total Power Modeling inFPGAs Under Spatial Correlation”, IEEE TRANSACTIONS ON VERY LARGE SCALEINTEGRATION (VLSI) SYSTEMS, VOL. 17, NO. 4, APRIL 2009.

Umit Y. Ogras, Radu Marculescu, Member, Diana Marculescu, Member, IEEE, and Eun Gu Jung, “Design and Management of Voltage-Frequency Island Partitioned Networks-on-Chip”, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION(VLSI) SYSTEMS, VOL. 17, NO. 3, MARCH 2009

Puru Choudhary, Student Member, IEEE, and Diana Marculescu, Member, IEEE, “Power Management of Voltage/Frequency Island-Based Systems Using Hardware-Based Methods”, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI)SYSTEMS, VOL. 17, NO. 3, MARCH 2009

Hua Wang, Miguel Miranda, Member, IEEE, Wim Dehaene, Senior Member, IEEE, and Francky Catthoor, Fellow, IEEE, “Design and Synthesis of Pareto Buffers Offering Large Range Runtime Energy/Delay Tradeoffs Via Combined Buffer Size and Supply VoltageTuning”, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 17, NO. 1, JANUARY 2009.

in Zhang, Aaron Carpenter, Berkehan Ciftcioglu, Alok Garg, Michael Huang, and Hui Wu, “Injection-Locked Clocking: A Low-Power Clock Distribution Scheme for High-

Performance Microprocessors”, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 9, SEPTEMBER 2008.

Arjun Kapoor, Nikhil Jayakumar, and Sunil P. Khatri, “Dynamically De-Skewable Clock Distribution Methodology”, IEEE TRANSACTIONS ON VERY LARGE SCALEINTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 9, SEPTEMBER 2008


Refbacks

  • There are currently no refbacks.