ANALYSIS AND DESIGN OF THREE STAGE CMOS RING VOLTAGE CONTROLLED OSCILLATOR
This paper focuses on and analysis and design of three stage voltage controlled ring oscillator. The analysis includes effect of phase noise, delay time, layout area, technology etc. on the frequency changes of oscillation at different control voltages and power supplies. Higher tuning range and low power consumption suitable for various application domains shown in simulation results. Added benefit of this VCO is to maintain a constant amplitude level and oscillation.
M. Thamsirianunt and T. A. Kwasniewski, “CMOS VCOs for PLL Frequency Synthesis in GHz Digital Mobile Radio Communications,” IEEE Journal of Solid-State Circuits, vol. 32, pp. 1511–1524, Oct. 1997.
C. K. Yang, R. Farjad-Rad, and M. A. Horowitz, “A 0.5-um CMOS 4.0-Gbit/s Serial Link Transceiver with Data Recoverty Using Oversampling,” IEEE Journal of Solid-State Circuits, vol. 33, pp. 713– 722, May 1998.
L. Wu, H. Chen, S. Nagavarapu, R. Geiger, E. Lee, and W. Black, “A Monolithic 1.25Gbits/sec CMOS Clock/Data Recovery Circuit for Fibre Channel Transceiver,” Proceedings of IEEE Int. Symposium on Circuits and Systems, vol. 2, pp. 565–568, 1999.
S. B. Anand and B. Razavi, “A CMOS Clock Recovery Circuit for 2.5-Gb/s NRZ data,” IEEE Journal of Solid-State Circuits, vol. 36, pp. 432–439, Mar. 2001.
C. Park, O. Kim, and B. Kim, “A 1.8-GHz Self-Calibrated Phase- Locked Loop with Precise I/Q Matching,” IEEE Journal of Solid-State Circuits, vol. 36, pp. 777–783, May 2001.
L. Sun and T. A. Kwasniewski, “A 1.25-GHz 0.35-um Monolithic CMOS PLL Based on a Multiphase Phase Detector,” IEEE Journal of Solid-State Circuits, vol. 36, pp. 910–916, Jun. 2001.
J. Savoj and B. Razavi, “A 10-Gpbs CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector,” IEEE Journal of Solid-State Circuits, vol. 36, pp. 961–767, May 2001.
Y. A. Eken and J. P. Ukemura, “A 5.9 GHz Voltage-Controlled Ring Oscillator in 0.18-µm CMOS,” IEEE Journal of Solid-State Circuits, vol. 39, no. 1, Jan. 2004.
W.-K. Chen, VLSI Technology. United States: CRC Press, 2003.
M. Tiebout, Low Power VCO Design in CMOS. The Netherlands: Springer, 2006.
G.-C. Hsieh and J. C. Hung, “Phase-Locked Loop Techniques – A Survey,” IEEE Transactions on Industrial Electronics, vol. 43, no. 6, Dec. 1996.
B. Razavi, “A 2-GHz 1.6-mW Phase-Locked Loop,” IEEE Journal of Solid-State Circuits, vol. 32, no. 5, May 1997.
A. Hajimiri and T. H. Lee, Low Noise Oscillators. Boston/Dordrecht/London: Kluwer, 1999.
H. Wang, “A 50 GHz VCO in 0.25um CMOS,” ISSCC, pp. 372–373, 2001.
A. Hajimiri, S. Limotyrakis, and T. H. Lee, “Jitter and Phase Noise in Ring Oscillators,” IEEE Journal of Solid-State Circuits, vol. 34, no. 6, Jun. 1999.
A. Hajimiri and T. Lee, “A general theory of phase noise in electrical oscillators,” IEEE Journal of Solid-State Circuits, vol. 33, Feb. 1998.
B. Razavi, “A Study of Phase Noise in CMOS Oscillators,” IEEE Journal of Solid-State Circuits, vol. 31, pp. 331–343, Mar. 1996.
S. Toso, “A Thorough Analysis of the Tank Quality Factor in LC Oscillators,” RFIC Virtual Journal IEEE, pp. 1903–1906, 2010.
E. Alon, J. Kim, S. Pamarti, K. Chang, and M. Horowitz, “Replica Compensated Linear Regulators for Supply-Regulated Phase-Locked Loops,” IEEE Journal of Solid-State Circuits, vol. 41, no. 2, pp. 1903– 1906, Feb. 2006.
T. Toifl, “A small-area voltage regulator with high bandwidth supply rejection using regulated replica in 45nm CMOS SOI,” IEEE Asian Solid State Circuit Conference, Feb. 2008.
M. Tiebout, “A differentially tuned 1.8 GHz Quadrature VCO for DCS1800 and GSM900 with a phase noise of -126 dBc/Hz at 600 kHz in 0.25 um Standard CMOS,” Proc. of the 26th European Solid-State Circuits Conference, Sep. 2000.
A. Momtaz, “A Fully Integrated SONET OC-48 Transceiver in Standard CMOS,” IEEE Journal of Solid-State Circuits, Dec. 2001.
J. Rael and A. Abidi, “Physical Processes of Phase Noise in Differential LC-Oscillators,” Digest of Technical Papers, IEEE Custom Integrated Circuits Conference, May 2000.
E. A. M. Klumperink, S. L. J. Gierkink, A. P. van der Wel, and B. Nauta, “Reducing MOSFET 1/f Noise and Power Consumption by Switched Biasing,” IEEE Journal of Solid-State Circuits, Jul. 2000.
A. Abidi, “High-frequency noise measurements of FET’s with small dimensions,” IEEE Journal of Solid-State Circuits, vol. 33, pp. 1801– 1805, Nov. 1986.
J. Jeon, B.-G. Park, and H. Shin, “Investigation of Thermal Noise Fac- tor in Nanoscale MOSFETs,” Journal of Semiconductor Technology and Science, vol. 10, no. 3, pp. 225–231, Sep. 2010.
M. Liang, J. Choi, P. Ko, and C. Hu, “Inversion-Layer Capacitance and Mobility of Very Thin Gate-Oxide MOSFET’s,” IEEE Trans. Electron Devices, vol. 33, no. 409, 1986.
F. Fang and X. Fowler, “Hot-electron Effects and Saturation velocity in Silicon Inversion Layer,” Journal of Applied Physics, vol. 41, 1969.
- There are currently no refbacks.