

---

**Research Paper****ROBUST REVIEW ON CLOCK GATING TECHNIQUES FOR LOW POWER VLSI DESIGNS****Deepak Kumar Pateriya<sup>1</sup>, Soumitra S Pande<sup>2</sup>**

1. M.Tech Scholar, Department of Electronics & Communication Engineering, IMEC, Sagar (M.P), INDIA
  2. Asst. Prof., Department of Electronics & Communication Engineering, IMEC, Sagar (M.P), INDIA
- 

**ABSTRACT**

This research paper gives the introduction of the various clock gating techniques. It also provides the basic clock gating principles, benefits, limitations and enhancements in traditional clock gating scheme. Also it provides the details of parameters which can affect the implementation of the clock gating. As clock signal having great source of power consumption and this is a critical problem in every synchronous circuit. Clock gating is an effective way of reducing the dynamic power dissipation in digital circuits. In a typical synchronous circuit such as the general purpose microprocessor, only a portion of the circuit is active at any given time. Hence, by shutting down the idle portion of the circuit, the unnecessary power consumption can be prevented. One of the ways to achieve this is by masking the clock that goes to the idle portion of the circuit. In This project we will review existing clock gating approaches and also make a comparative analysis of those clock gating technique on some synchronous digital design like ALU (Arithmetic logical unit) and FIFO(first in first out) etc.

**KEYWORDS****CLOCK GATING, SYNCHRONOUS CIRCUIT, VLSI, EDA, DSP**


## 1. INTRODUCTION

Clock signal is the most fundamental signal for any digital circuit. In earlier days it was considered that clock signal should be kept as clean as possible and no designer should manipulate clock signal. Very recently it was realized that clock signal consumes the most amount of the total power due to the signal itself and the unnecessary activities created due to clock in underlying logic. Up to 70% or even more of the dynamic power can be spent in the clock buffers. This result makes intuitive sense since these buffers have the highest toggle rate in the system, there are lots of them, and they often have a high drive strength to minimize clock delay. In addition, the registers receiving the clock dissipate some dynamic power even if there is absolutely no change in input and output.

Clock gating is particularly useful for registers that need to maintain the same logic values over many clock cycles. The main challenges of clock gating are finding the best places to use it and creating the logic to shut off and turn on the clock at the proper times.

In the early days of RTL design, engineers would code clock gating circuits explicitly in the RTL. This approach is error prone in the sense that it is very easy to create a clock gating circuit those glitches during gating, producing functional errors. Today, most libraries include

specific clock gating cells that are recognized by the synthesis tool. The combination of explicit clock gating cells and automatic insertion makes clock gating a simple and reliable way of reducing power. No change to the RTL is required to implement this style of clock gating.



During clock-gating, while evaluating clock network power, four contributions are considered: The input capacitances of the module and of the AND gate, the capacitance switched by the interconnection in the clock tree and by the interconnection that feeds the control signal to the gating logic.

## 2. REVIEW ON EXISTING CLOCK GATING

There are following different techniques for clock gating as discussed below:

### 2.1 AND Gates

In sequential circuit one two-input AND gate is inserted in logic for clock gating. One input to AND gate is clock and while the second input is a signal used to control the output (means it will

control the sequential circuit's clock). Figure 2 shows the clock gating technique for the counter by inserting one AND Gate. Figure 3 shows the output of counter when counter is negative edge triggered and enable ('en') changes from clock cycle starting from negative edge to the next negative edge, in this case output of the counter changes after one clock cycle of being en='1'. From Figure 4 we have observed that when counter is positive edge triggered and enable is changing starting from positive edge to the next positive edge, counter increments one extra time, due to tiny "Glitch", when it goes down due to more falling time of the enable, and the output in this case is wrong.

In Figure 5 we have shown a major problem of Hazards when any hazard at the enable could be pass on to the Gclk when clk='1' this situation is particularly very dangerous and could jeopardize the correct functioning of the entire system [11] In the below circuit the AND gated clock gating is applied to an 8bit ALU. The GCLK is the signal is the gated clock signal which controls the clock signal of ALU. The en signal is used to enable and disable the clock to reduce the power consumption of ALU. The GCLK signal is passed only when both en and clk signal are high, thus out of two edges of clock the ALU is active for only one cycle of clock.




Figure 2 Clock gating using AND gate Circuit




Figure 3 Output of Counter when Counter is Negative edge triggered.




Figure 4 Wrong Output due to Glitch, when counter is Positive edge triggered.




Figure 5 Hazards Problem when AND clock gating Circuitry used




Figure 6 AND gate based clock gating circuit

### 2.2 NOR Gates

NOR gate is a very suitable technique for clock gating where we need actions to be performed

on Positive Edge of the Global clock [11][13]. For analysis using NOR gate, the circuit connection is shown in Figure 7; in this figure we can observe that Counter will work when enable turn "ON". Figure 8 shows the waveform for incorrect output of the Counter when enable changes to '1' at negative edge of the clock. Incorrect output is due to the small glitch when enable turns low at negative edge of the clock, counter increments one more clock. Figure 9 shows output of Counter when enable changes from positive edge to next positive edge but counter is negative edge triggered. Figure 10 shows correct output of the counter with positive edge triggered because enable is changing from positive edge of the clock to the next positive edge of the clock. In the figure 11 we have shown a major problem of Hazards. When any hazard at the enable could be pass on to the Gclk when  $clk=0$  this situation is particularly very dangerous and could jeopardize the correct functioning of the entire system [11].




Figure 7 Clock gating of negative edge counter using negative Latch Based AND gate Circuit




Figure 8 Normal output of Negative edge Counter when negative Latch based AND Gated Clock is used.




Figure 9 Output of negative edge counter when there are some random Hazards at En




Figure 10 Clock gating of positive edge counter using positive Latch Based AND gate Circuit.




Figure 11 Output of counter when latch is positive and Counter also positive edge triggered

### 2.3 Latch Based AND Gate Clock Gating

Latch Based AND Gated Clock circuit is shown in Figure 12. The enable signal 'En' is applied through a latch to overcome the previous problems of incorrect output in place of directly connected to AND gate. The Latch is needed for correct behaviour, because En might have Hazards that must not propagate through AND

gate when Global clock is '1' [13][15]. However, the delay of the logic for the computation of En may on the critical path of the circuit will increase and its effect must be taken into account during time verification [11][14][15][13]. The counter will take one extra clock cycle delay to change its state and after that it will work normally until, En is de-asserted and this time also it will take one clock cycle extra to stop changing its state. When controlling latch is positive and counter is also positive edge triggered then output of the counter is incorrect because it increments once even when enable is turned down due to a tiny glitch.

En is de-asserted and this time also it will take one clock cycle extra to stop changing its state. In Figure 19 we have verified that unwanted outputs due to Glitches at the En are avoided. In Figure 21 waveform the case when controlling Latch is negative and counter is also negative edge triggered is shown. The output of the counter is incorrect because it increments once even when enable is turned down due to a tiny glitch due to the fall time delay of enable.




Figure 12 Clock gating of negative edge counter using negative Latch Based AND gate Circuit

### 2.4 Latch Based NOR Gate Clock Gating

Latch based NOR Gated Clock scheme is shown in Figure 17. Here enable signal is applied through latch in place of direct connection to NOR gate [11][13][18]. We can observe from Figure that counter will take one extra clock cycle delay to change its state and after that it will work normally until




Figure 13 Clock gating of negative edge counter using positive Latch Based NOR gate Circuit




Figure 14 Normal output of negative edge Counter when positive Latch based OR Gated Clock is used.




Figure 15 Output of negative edge counter when there are some random Hazards at En.




Figure 16 Clock gating of negative edge counter using negative Latch Based NOR gate Circuit




Figure 17 Output of counter when latch is negative and Counter also negative edge triggered

### 2.5 MUX Based Clock Gating

In mux based clock gating [13][11] we use multiplexer to close and open a feedback loop around a basic D-type flip-flop under control of the enable signal as shown in Figure 22. As the resulting circuit is simple, robust, and compliant with the rules of synchronous design this is a safe and often also a reasonable choice. On the negative side, this approach takes one fairly expensive multiplexer per bit and consumes more power. This is because any toggling of the clock input of a disabled flip-flop amounts to wasting of energy in discharging and recharging the associated node capacitances for nothing. In Figure waveform of Negative Edge triggered Counter is shown and in Positive edge triggered. When En turns ON then at each Negative and Positive

Edge of the clock respectively counter increments and when En goes Low counter holds its state.




Figure 18 Generation of Gated Clock When Negative Latch is used




Figure 19 Generation of Gated Clock When Positive Latch is used




Figure 20 Output of positive edge Counter with gated clock for circuit

### 3. CLOCK GATING WITH EXPLICIT ENABLING SIGNAL

These techniques require explicit clock enabling signal generated using some algorithms.

#### 3.1 Local Explicit Clock Gating (LECG):




Figure 21 Local Explicit Clock gating (LECG)

Here clock of Flip flop is gated explicitly by using enable signal. This enable signal increases the control of the circuit explicitly. Here as long as  $en=0$  no clock is passed of flip flop and hence no power consumption, but power consumption starts when  $en$  is high i.e 1. If  $en=1$  period is significantly high than over all power consumption increase due to additional circuitry which overweighs the savings.

#### 3.2 Enhanced Clock Gating (ECG):

This method combines both BSCG and LECG and make use of the advantages of both methods like in BSCG switching activity increase the power dissipation which is eliminated by using  $en$  signal which gated the

circuit for that much period of time. But if aforementioned situation is not emerged then this method consume more power because of complex circuit than previous to methods.




Figure 22 Enhanced Clock Gating (ECG)

### 4.SOME CLOCK GATED FLIP FLOP DESIGNS

In FF based clock gating, FF is used as control element. When the negative edge of clock arrives, change of Enable will be reflected on FF output. If output of FF is high, clock is applied on sequential circuit. The sleep period is longer in FF based clock gating compared to Latch based clock gating. It means there is a greater chance to miss the change that happens on Enable signal.




Figure 27 FF based clock gating circuit.

### 4.1 Auto Gated Flip Flop (AGFF)

In Auto gated flip-flops, master latch becomes transparent on the falling edge of the clock, where its output must stabilize no later than a setup time prior to the arrival of the clock's rising edge, when the master latch becomes opaque and the XOR gate indicates whether or not the slave latch should change its state. If it does not, its clock pulse is stopped and otherwise it is passed. A significant power reduction was reported for register based small circuits, such as counters, where the input of each FF depends on the output of its predecessor in the register. AGFF can also be used for general logic.




Figure 28 Auto Gated Flip Flop (AGFF)

### 4.2 Double Gated Flip-Flop

In double gating approach, both master and slave latches are gated which further increases the probability of power reduction.




Figure 23 Double Gated Flip Flop

The technique uses two gated latches in a master slave configuration. In Figure 29, the first gated latch is positive level-sensitive and so is AND gated with XOR comparator and the second one is negative level-sensitive. Since, as previously shown, gated latches do not present timing failure problems, the technique yield a reliable gated flip-flop that can be used with any clock duty-cycle and is suitable for standard cell design.

### 4.3 Data Driven Clock Gated Flip-Flop




Figure 24: Data Driven Flip Flop

Data driven flip-flop is shown above in the figure. This flip-flop can be made without latch



designers use on chip decoupling capacitors which can increase the leakage power significantly.

4. In traditional clock gating, it does not take into account the switching activities of the registers it involves.

5. It also does not consider the possibility of one part of the functional unit is in use while the other is not in use.

6. Clock gating reduces test-coverage of the circuit because clock-gated registers are not clocked unless the enable signal is high.

of size means those approach which are require less size there is some other issue of glitches and those approaches which having large size so there is no any glitches problem but those structure are increase static problem. In all previous approach only few approach will reduce the clock power but still some are facing the problem of clock power. In some previous architecture there is need of extra input and output pins as we know for VLSI chip increase in input and output pins will increase the cost of the whole process.

## 6. CONCLUSIONS

In first two techniques, AND and NOR based clock gating, we have output correctness problem due to Glitches and Hazards. Where in latch based AND and NOR techniques Hazards problem is removed.

However Glitches problem still exists in them. In fifth techniques we does not have these problem but still we cannot consider it very good power saving technique. Mux based clock gating takes one fairly expensive multiplexer per bit and consumes more power. In FF based clock gating the sleep period is longer compared to Latch based clock gating. It means there is a greater chance to miss the change that happens on Enable signal. In previous all clock gating approaches are facing with the problem

## REFERENCES

- [1] Bipul C. Paul, Amit Agarwal, Kaushik Roy, —Low-power design techniques for scaled technologies, INTEGRATION, the VLSI journal, science direct 39(2006).
- [2] L. Hai, S. Bhunia, Y. Chen, K. Roy, T.N. Vijay Kumar, — DCG : deterministic clock gating for low-power microprocessor design I, IEEE Trans. VLSI Syst. 12 (2004), pp.245-254.
- [3] Hai Li, Swarup Bhunia, Yiran Chen, T. N. Vijaykumar, and Kaushik Roy, —Deterministic Clock Gating for Microprocessor Power Reduction, 1285 EE Building, ECE Department, Purdue University
- [4] N. Raghavan, V. Akella, S. Bakshi, —Automatic insertion of gated clocks at register transfer level, in: International Conference on VLSI Design, 1999, pp.48 - 54.
- [5] Kawa, J., "Low Power and Power Management for CMOS—An EDA Perspective," Electron Devices,

- IEEE Transactions on , vol.55, no.1, pp.186,196, Jan. 2008
- [6] Pandey, B.; Yadav, J.; Pattanaik, M.; Rajoria, N., "Clock gating based energy efficient ALU design and implementation on FPGA," Energy Efficient Technologies for Sustainability (ICEETS), 2013 International Conference on , vol., no., pp.93,97, 10-12 April 2013
- [7] Strollo, A. G M; Napoli, E.; De Caro, D., "New clock-gating techniques for low-power flip-flops," Low Power Electronics and Design, 2000. ISLPED '00. Proceedings of the 2000 International Symposium on , vol., no., pp.114, 119, 2000.
- [8] Oliver, J.P.; Curto, J.; Bouvier, D.; Ramos, M.; Boemo, E., "Clock gating and clock enable for FPGA power reduction," Programmable Logic (SPL), 2012 VIII Southern Conference on , vol., no., pp.1,5, 20-23 March 2012.
- [9] Yan Zhang; Roivainen, J.; Mammela, A., "Clock-Gating in FPGAs: A Novel and Comparative Evaluation," Digital System Design: Architectures, Methods and Tools, 2006. DSD 2006. 9<sup>th</sup> EUROMICRO Conference on , vol., no., pp. 584,590, 0-0 0
- [10] Shaker, M.O.; Bayoumi, M.A., "A clock gated flip-flop for low power applications in 90 nm CMOS," Circuits and Systems (ISCAS), 2011 IEEE International Symposium on , vol., no., pp.558, 562, 15-18 May 2011.
- [11] Sulaiman, D.R., "Using clock gating technique for energy reduction in portable computers," Computer and Communication Engineering, 2008.ICCCE 2008. International Conference on , vol., no., pp.839, 842, 13-15 May 2008.
- [12] Teng Siong Kiong; Soin, N., "Low power clock gates optimization for clock tree distribution," Quality Electronic Design (ISQED), 2010 11th International Symposium on , vol., no., pp.488, 492, 22-24 March 2010.
- [13] Kathuria, J. ; Ayoubkhan, M. ; Noor, A. ; —A Review of Clock Gating Techniques|, MIT International Journal of Electronics and Communication Engineering, August 2011, vol.1 no.2 , pp 106-114.
- [14] Shinde, J.; Salankar, S.S., "Clock gating — A power optimizing technique for VLSI circuits," India Conference (INDICON), 2011 Annual IEEE , vol., no., pp.1,4, 16-18 Dec. 2011.
- [15] Tomar, B.P.S.; Chaurasia, V.; Yadav, J.; Pandey, B., "Power Reduction of ITC'99-b01 Benchmark Circuit Using Clock Gating Technique," Computational Intelligence and Communication Networks (CICN), 2013 5th International Conference on , vol., no., pp.423,427, 27-29 Sept. 2013