
TFET MEMORY IN REDUCED POWER MODE

ANAMIKA CHOURASIYA¹, SHIV PRAKASH PALHEWAR²

1. M.TECH SCHOLAR, DEPT. OF ELECTRONICS & COMM., INFINITY MANAGEMENT & ENGINEERING COLLEGE, SAGAR (M.P.) INDIA

2. HOD, DEPT. OF ELECTRONICS & COMM., INFINITY MANAGEMENT & ENGINEERING COLLEGE, SAGAR (M.P.) INDIA

ABSTRACT:

In this thesis, an integrated model with TFET devices and CMOS devices is proposed. The goal is to minimize static power as well as dynamic power in comparison to a CMOS only system. The analysis of the integrated model is conducted using Cadence Virtuoso Schematic L-Editing, Analog Design Environment and Spectre Circuit Simulator tools using the 20nm GaN TFET model and the 45nm CMOS free PDK device obtained from North Carolina State University. The experiment is confined to the schematic stage as the GaN TFET devices do not have layout cells or design rules which are required for fabrication, and post post-Silicon validation.

KEYWORDS:

CMOS DEVICES, FINFETS, BIPOLAR JUNCTION TRANSISTORS, TFETs.

INTRODUCTION

Current research into VLSI design at the sub-micron technology level is facing issues due to leakage current, supply voltage and a subthreshold swing of CMOS devices. The leakage current is the unwanted current when the transistor is switched-off. Supply voltage scaling helps with reducing dynamic power consumption. The subthreshold swing shows the switching speed of the transistor at the linear operating region of the transistor and the leakage in the subthreshold region of the transistor.

Researchers have pursued various approaches to address the above issues including using nanotechnology materials and devices, seeking higher levels of integration, higher switching speed, and minimum power consumption. FinFET devices were pursued in order to integrate larger number of transistors on a chip at lower operating voltages. The advantages of FinFETs include low body effects, the need for a single additional mask during fabrication, lower leakage current and lower threshold voltage. The disadvantage of these devices include the corner effect and the parasitic source/drain resistance which lead to lower drive current [9]. Since the level of integration, the power consumption, and the switching speed are related to the device geometry and the ability to use interconnects with very small cross-section, nanotechnology materials (e.g., graphene or carbon nanotubes) were pursued. These materials can be incorporated into the devices to provide much shorter interconnect materials and very short channels.

TFET is a relatively new type of transistor which is similar to the popular CMOS transistor but with its source and drain doped of opposite type. TFETs are becoming increasingly popular in micro and nanoelectronic applications due to their considerably low static leakage when the transistor is turned-off compared to the CMOS transistors. As a result of this low leakage property, TFETs are being explored in various areas where power optimization is a primary concern including memory cells and non-critical logic paths.

CMOS transistors have been popular since the 1970s. However, they are known to consume energy while switching between ON and OFF operation states. CMOS are similar to the Bipolar Junction Transistors (BJTs) in that they both control the flow of current by raising and

lowering energy barriers. The electrons flow from the source of the transistor to the drain through the channel formed in the bulk material substrate at the appropriate gate bias. The electrons flow through the conduction band and the holes flow through the lower energy valence band.

CIRCUIT AND RESULT DISCUSSION




Fig. 1. TFET 8T-SRAM Cell Leakage Setup.

Table 1. Leakage Current and Static Power in SRAM Bitcells.

Device	L (nm)	W (nm)			Q (V)	I _{OFF} (nA)	P _{ST} _{ATIC} (nW)
		PUN	PDN	Access			
TFET GaN	20	100	300	200	0	1.72	1.07
CMOS 45nm	45	225	675	450	0.6	30.2	18.1
CMOS 100nm	100	500	1500	1000	0	51.3	30.8

CONCLUSION:

The designs in this thesis are limited to the schematic level. Future work, when layout cells and design rules can be obtained, will be expanded to the physical level. The ability to conduct the analysis at the physical level may allow fabrication and post-silicon analysis which can in turn lead to more detailed assessments. The proposed design approach can also be investigated for lower level memories such as the L2 cache or main memories. Theoretically, the longer the memory is switched-off, the more leakage current is dissipated from the memory arrays. Hence, using TFETs in lower level memories could be more advantageous than in upper-levels. In addition, the slower speed of TFETs could be less of an issue in lower-level memories when compared to upper-level memories.

REFERENCES

- [1] *Issue Efficiency*. NVIDIA Corporation, 2018 (accessed March 10, 2018). [Online]. Available: <https://docs.nvidia.com/gameworks/content/developertools/issueefficiency.htm>
- [2] D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, and K. Yelick, "A case for intelligent ram," *IEEE Micro*, vol. 17, no. 2, pp. 34–44, March 1997.
- [3] L. Barroso, M. Marty, D. Patterson, and P. Ranganathan, *Attack of the Killer Microseconds*, 2018 (accessed March 22, 2018). [Online]. Available: <https://cacm.acm.org/magazines/2017/4/215032-attack-of-the-killer-microseconds/fulltext>
- [4] K. Ramani, A. Ibrahim, and D. Shimizu, "Powered: A flexible modeling framework for power efficiency exploration in gpus," in *Proceedings of the Workshop on General Purpose Processing on GPUs, GPGPU*, vol. 7, 2007.
- [5] S. Hong and H. Kim, "An integrated gpu power and performance model," in *Proceedings of the 37th Annual International Symposium on Computer Architecture*, ser. ISCA '10. New York, NY, USA: ACM, 2010, pp. 280–289.
- [6] J. Leng, T. Hetherington, A. ElTantawy, S. Gilani, N. S. Kim, T. M. Aamodt, and V. J. Reddi, "Gpuwattch: Enabling energy optimizations in gpgpus," in *Proceedings of the 40th Annual International Symposium on Computer Architecture*, ser. ISCA '13. New York, NY, USA: ACM, 2013, pp. 487–498.
- [7] H. Lu, T. Ytterdal, and A. C. Seabaugh, *Notre Dame TFET Model*, 2016 (accessed January 29, 2017). [Online]. Available: <https://nanohub.org/publications/195/1>
- [8] R. W. Davis, P. D. Franzon, Basavarajiah, S. J. Bucher, M. S. and, and I. Castellanios, "Freepdk: A free openaccess 45nm pdk and cell library for universities."

-
- [9] M. Bhole, A. Kurude, and S. Pawar, "Finfets: Benefits, drawback and challenges," in *International Journal of Engineering Sciences and Research Technology*, November 2013.
- [10] N. H. E. Weste and D. M. Harris, *CMOS VLSI Design: A circuits and Design Perspective*, 4th ed. Pearson, 2016.
- [11] A. Abdollahi, F. Fallah, and M. Pedram, "Leakage current reduction in cmos vlsi circuits by input vector control," *IEEE Trans. Very Large Scale Integr. Syst.*, vol. 12, no. 2, pp. 140–154, February 2004.
- [12] N. Saxena and S. Soni, "Leakage current reduction in cmos circuits using stacking effect," in *International Journal of Application or Innovation in Engineering and Management (IJAIEM)*, vol. 2, no. 11, November 2013.
- [13] S. Narendra, S. Borkar, V. De, D. Antoniadis, and A. P. Chandrakasan, "Scaling of stack effect and its application for leakage reduction," in *Low Power Electronics and Design, International Symposium*, August 2001.
- [14] L. Yuan and G. Qu, "A combined gate replacement and input vector control approach for leakage current reduction," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 14, no. 2, February 2006.
- [15] A. P. Chandrakasan, W. J. Bowhill, and F. Fox, *Design of High-Performance Microprocessor Circuits*, 1st ed. Wiley-IEEE Press, 2000.